

Weak Memory Concurrency-II

Soham Chakraborty

02.03.2022

Axioms & Properties

- Coherence
- Atomicity

Relaxed Memory Models in Programming Languages

Relaxed Memory Models in Architectures

Coherence

SC per location

$(\text{poloc} \cup \text{rf} \cup \text{fr} \cup \text{mo})$ is acyclic

Examples: coherence violations

```
X = 1;  
X = 2;  
a = X; // 1
```

```
a = X; // 1  
X = 1;
```

```
X = 1; || a = X; // 2  
X = 2; || b = X; // 1
```

```
X = 1; || X = 2;  
a = X; // 2 || b = X; // 1
```

Atomicity: $rmw \cap (fr; mo) = \emptyset$

Examples: Atomicity violations

$$X = 0;$$
$$CAS(X, 0, 1); \parallel CAS(X, 0, 1);$$

Both CAS operations cannot be successful

Release-Acquire Consistency

All writes are release and all reads are acquire accesses

Follows (sc-per-loc) and (atomicity)

Reordering restrictions: WW, RR, RW (same as TSO)

Example: Allowed behaviors (same as TSO)

```
X = Y = 0;
X = 1; || a = Y; // 1
Y = 1; || b = X; // 0
```

```
X = Y = 0;
X = 1; || Y = 1;
a = Y; // 0 || b = X; // 0
```

Release-Acquire Consistency

Reordering restrictions: WW, RR, RW (same as TSO)

Allows non-multicopy atomicity unlike TSO

Example:

$$X = Y = 0;$$
$$X = 1; \left\| \begin{array}{l} a = X; \\ b = Y; \end{array} \right\| \left\| \begin{array}{l} c = Y; \\ d = X; \end{array} \right\| Y = 1;$$

Outcome $a = c = 1, b = d = 0$ is allowed in RA but not in TSO

Release-Acquire Consistency

Axioms

$(\text{poloc} \cup \text{rf} \cup \text{fr} \cup \text{mo})$ is acyclic (sc-per-loc)

$\text{rmw} \cap (\text{fr}; \text{mo}) = \emptyset$ (atomicity)

$\text{hb}; \text{eco}^?$ is irreflexive where (RA)

- $\text{hb} \triangleq (\text{po} \cup \text{rf})^+$
- $\text{eco} = (\text{rf} \cup \text{fr} \cup \text{mo})^+$

Mappings: RA to TSO

$W \rightsquigarrow W, R \rightsquigarrow R, CAS \rightsquigarrow CAS, F \rightsquigarrow F$

Mapping Correctness: Suppose a program P in RA is mapped to P' in TSO following the above mapping scheme. For each TSO-consistent execution of P' there exists an RA-consistent execution of P having same behavior.

- Behavior: Final values in the shared memory locations

Non-atomic accesses

Relaxed accesses

Acquire, release accesses and fences

SC accesses and SC fence

Formal model is known as C11

Synchronization relation is established by

- Release acquire accesses
- Relaxed accesses and fences

Happens-before: $hb = (po \cup sw)^+$

Data Race

a and b is a data race (on non-atomics) when

- a and b are concurrent (not related by hb)
- Access same memory location
- Atleast one of a or b is non-atomics

A consistent execution with data race on non-atomic

\implies the behavior of the program is undefined

$$X = 0$$

$$X_{na} = 1; \parallel a = X_{acq};$$

$a > 1$ is possible in C/C++

OOA: out-of-thin-air behavior

$X = Y = 0$		$X = Y = 0$
$a = X;$ $\text{if}(a == 1)$ $Y = 1;$	\parallel	$b = Y;$ $\text{if}(b == 1)$ $X = 1;$
	(LBDep)	
	\parallel	$a = X;$ $Y = 1;$
	(LB)	

Undesirable: C11 allows $a = b = 1$ in both programs

Desirable: Allow $a = b = 1$ in (LB), but forbid in (LBDep)

Architecture Memory Models

Examples: x86, ARMv8, ARMv7, Power

Dependency orders accesses (unlike C11)

- (LB) and (LBDep) programs

Fences are different

Data race has no undefined behavior

Why different memory models?

Role of compilers

Considerations for a new memory model

Analysis tools

Mathematizing C++ Concurrency.

Mark Batty, Scott Owens, Susmit Sarkar, Peter Sewell, and Tjark Weber.

In POPL 2011

Chapter 2 (Background)

Correct Compilation of Relaxed Memory Concurrency.

Soham Chakraborty

[http:](http://plv.mpi-sws.org/soham/thesis/Thesis-Chakraborty.pdf)

[//plv.mpi-sws.org/soham/thesis/Thesis-Chakraborty.pdf](http://plv.mpi-sws.org/soham/thesis/Thesis-Chakraborty.pdf)